Welcome, Guest. Please login or register.

Author Topic: FPGA Replay Board  (Read 821801 times)

Description:

0 Members and 11 Guests are viewing this topic.

Offline freqmax

  • Hero Member
  • *****
  • Join Date: Mar 2006
  • Posts: 2179
    • Show only replies by freqmax
Re: FPGA Replay Board
« Reply #2504 from previous page: March 24, 2013, 07:41:11 PM »
Do you use DCM to adjust the DRAM clock signal?
 

Offline mikej

  • Hero Member
  • *****
  • Join Date: Dec 2005
  • Posts: 822
    • Show only replies by mikej
    • http://www.fpgaarcade.com
Re: FPGA Replay Board
« Reply #2505 on: March 24, 2013, 07:45:16 PM »
Quote from: freqmax;730203
Do you use DCM to adjust the DRAM clock signal?


Yes, exactly. The output timing is fixed.

There is no need to use the DQS strobes for capture at these speeds.

There is a careful handover of return valid internally and then a phase change FIFO to capture the data. These params are adjustable during DRAM training, however I have found I can fix them to a common value across all boards, the margins are so large.

/Mike
 

Offline Darrin

  • Lifetime Member
  • Hero Member
  • *****
  • Join Date: May 2002
  • Posts: 4430
    • Show only replies by Darrin
Re: FPGA Replay Board
« Reply #2506 on: March 24, 2013, 08:05:41 PM »
@ MikeJ:

Any chance if that new core in the next week?  If not then I'll be away at work for another 4 weeks.  I need my FPGA Arcade fix.  ;)
A2000, A3000, 2 x A1200T, A1200, A4000Tower & Mediator, CD32, VIC-20, C64, C128, C128D, PET 8032, Minimig & ARM, C-One, FPGA Arcade... and AmigaOne X1000.
 

Offline mikej

  • Hero Member
  • *****
  • Join Date: Dec 2005
  • Posts: 822
    • Show only replies by mikej
    • http://www.fpgaarcade.com
Re: FPGA Replay Board
« Reply #2507 on: March 24, 2013, 08:17:44 PM »
Quote from: Darrin;730205
@ MikeJ:

Any chance if that new core in the next week?  If not then I'll be away at work for another 4 weeks.  I need my FPGA Arcade fix.  ;)


mmm Not sure it will be 100% stable. It's close, mail me mid week.
 

Offline Johan Samuelsson

  • Full Member
  • ***
  • Join Date: Sep 2002
  • Posts: 243
    • Show only replies by Johan Samuelsson
    • http://www.ponnyslakteriet.com/uprough
Re: FPGA Replay Board
« Reply #2508 on: March 24, 2013, 09:36:02 PM »
Yeah! Nice update MikeJ! Thanks!
.\\\\ Spot / Up Rough Soundsystem //.
check it ---> http://www.uprough.net
 

Offline elpiloto

  • Jr. Member
  • **
  • Join Date: Feb 2007
  • Posts: 50
    • Show only replies by elpiloto
    • http://www.elpilotohernan.com.ar
Re: FPGA Replay Board
« Reply #2509 on: April 02, 2013, 03:11:35 AM »
Hi all,
Im really intrested on buying one of this boards, is there any contact information? I sent an email some days ago, but no response yet....
Amiga fan and user since 1988
A1000, A500, A600, A2000, A3000, A1200, ACD32, A4000, and a big ETC
Take a look at my Amiga and C64 stuff Blog ;-)
HM-NET Recuperacion de Datos
 

Offline mikej

  • Hero Member
  • *****
  • Join Date: Dec 2005
  • Posts: 822
    • Show only replies by mikej
    • http://www.fpgaarcade.com
Re: FPGA Replay Board
« Reply #2510 on: April 02, 2013, 10:54:52 AM »
Sorry, bit behind with emails.
Update ...
Production is complete now. It is raining in Shenzhen and this is delaying the cardboard box delivery. The boards should be shipped out end of the week.

This means I get a little longer to keep playing with the core. It's all good though as I am working on fixing the cache and prefetch logic. The DRAM controller is designed for the daughterboard and has a 32 bit data path for efficiency. This means a bit of logic an endian-ness fiddling is required to attach it to the 68K softcore.

To fully test this, the VHDL testbench now loads an srec file directly into the DRAM at start up and I simulate the processor running with various tests, stalls, refresh etc.

/MikeJ
 

Offline Hattig

  • Hero Member
  • *****
  • Join Date: Feb 2002
  • Posts: 901
    • Show only replies by Hattig
Re: FPGA Replay Board
« Reply #2511 on: April 02, 2013, 12:34:10 PM »
Sounds good. Hope that we start seeing some videos on YouTube soon of the new cores running on the finished hardware!
 

Offline freqmax

  • Hero Member
  • *****
  • Join Date: Mar 2006
  • Posts: 2179
    • Show only replies by freqmax
Re: FPGA Replay Board
« Reply #2512 on: April 03, 2013, 04:35:30 AM »
Completely OT: How does one find food in China that one dears to eat without getting lead or other slowly poisons?
(I read the party people has their own organisation for this purpose out of reach for ordinary people)
 

Offline Darrin

  • Lifetime Member
  • Hero Member
  • *****
  • Join Date: May 2002
  • Posts: 4430
    • Show only replies by Darrin
Re: FPGA Replay Board
« Reply #2513 on: April 03, 2013, 06:11:16 AM »
Quote from: freqmax;731067
Completely OT: How does one find food in China that one dears to eat without getting lead or other slowly poisons?
(I read the party people has their own organisation for this purpose out of reach for ordinary people)


When I worked over there we had a KFC, a McDonalds, an Irish pub that served fish n chips and a French steakhouse all within walking distance of the office.  :-)
A2000, A3000, 2 x A1200T, A1200, A4000Tower & Mediator, CD32, VIC-20, C64, C128, C128D, PET 8032, Minimig & ARM, C-One, FPGA Arcade... and AmigaOne X1000.
 

Offline mikej

  • Hero Member
  • *****
  • Join Date: Dec 2005
  • Posts: 822
    • Show only replies by mikej
    • http://www.fpgaarcade.com
Re: FPGA Replay Board
« Reply #2514 on: April 03, 2013, 09:21:38 AM »
It's improved a lot, some really good food in SZ.
It's the street dumplings you need to watch, they seem like a good idea after a few beers - and very tasty. They can fight back though ;)
 

Offline psxphill

Re: FPGA Replay Board
« Reply #2515 on: April 03, 2013, 09:56:23 AM »
Quote from: mikej;730962
The DRAM controller is designed for the daughterboard and has a 32 bit data path for efficiency. This means a bit of logic an endian-ness fiddling is required to attach it to the 68K softcore.

As long as the ram is only accessed by one cpu then the ram is endian agnostic.
 

Offline utri007

Re: FPGA Replay Board
« Reply #2516 on: April 03, 2013, 10:33:28 AM »
Could it be possible to get some kind of short product information?

I would be interestd performance, with and without 060 module.
What are possibilites with graphics.
IO possibilities
RAM

etc.
ACube Sam 440ep Flex 800mhz, 1gb ram and 240gb hd and OS4.1FE
A1200 Micronic tower, OS3.9, Apollo 060 66mhz, xPert Merlin, Delfina Lite and Micronic Scandy, 500Gb hd, 66mb ram, DVD-burner and WLAN.
A1200 desktop, OS3.9, Blizzard 060 66mhz, 66mb ram, Ide Fix Express with 160Gb HD and WLAN
A500 OS2.1, GVP+HD8 with 4mb ram, 1mb chip ram and 4gb HD
Commodore CDTV KS3.1, 1mb chip, 4mb fast ram and IDE HD
 

Offline freqmax

  • Hero Member
  • *****
  • Join Date: Mar 2006
  • Posts: 2179
    • Show only replies by freqmax
Re: FPGA Replay Board
« Reply #2517 on: April 03, 2013, 11:12:07 AM »
Quote from: Darrin;731072
When I worked over there we had a KFC, a McDonalds, an Irish pub that served fish n chips and a French steakhouse all within walking distance of the office.  :-)


Lead, pesticides, motor oil and other spices included free of charge? :P
 

Offline mikej

  • Hero Member
  • *****
  • Join Date: Dec 2005
  • Posts: 822
    • Show only replies by mikej
    • http://www.fpgaarcade.com
Re: FPGA Replay Board
« Reply #2518 on: April 03, 2013, 12:53:53 PM »
Quote from: psxphill;731085
As long as the ram is only accessed by one cpu then the ram is endian agnostic.


Sort of - you have the ARM direct memory access, the video controller and other bits and bobs. The 68060 has pretty strong ideas about which byte enable correspond to which bits, which my memory controller happens to disagree with. Then, the problem of 16 bit vs 32 bit access to the memories.

As a hardware designer, little endian is a whole load easier, byte 0 stays where it is no matter what the access size.

/MikeJ
 

Offline Darrin

  • Lifetime Member
  • Hero Member
  • *****
  • Join Date: May 2002
  • Posts: 4430
    • Show only replies by Darrin
Re: FPGA Replay Board
« Reply #2519 on: April 03, 2013, 02:38:49 PM »
Quote from: freqmax;731091
Lead, pesticides, motor oil and other spices included free of charge? :P


They come standard with KFC and McDonalds.  They wouldn't taste the same without them.  :D
A2000, A3000, 2 x A1200T, A1200, A4000Tower & Mediator, CD32, VIC-20, C64, C128, C128D, PET 8032, Minimig & ARM, C-One, FPGA Arcade... and AmigaOne X1000.