Welcome, Guest. Please login or register.

Author Topic: Cloanto's plans mentioned in Business Week OnLine  (Read 4018 times)

Description:

0 Members and 1 Guest are viewing this topic.

Offline SHADES

  • Sr. Member
  • ****
  • Join Date: Apr 2002
  • Posts: 355
  • Country: au
    • Show only replies by SHADES
Re: Cloanto's plans mentioned in Business Week OnLine
« Reply #14 from previous page: March 09, 2004, 02:11:48 AM »
@Hammer
>>To specify an
address you use a 16 bit base register and a 16 bit offset to form a 20 bit physical address (recalling the hack)


Sort of. You want to be specific then we have to get specific.
It's called a bit shift. 8088 do what we call RMA Real Mode Addressing.
In real mode, each segment register (which is 16 bits in length) is internaly named whit a 0h on its rightmost end shifting it (the segment) left by 4 bits.
This segment and it's ofset are then added to form a 20 bit memory address.
This would limit CPUs to 1MB of memory space, even if the CPU was a 80486 CPU!

This is most clearly NOT nor is it reffered to be a 16 bit cpu.

80286 and later are further extended with their memory addressing capabilities by changing the function the CPU uses to convert a logical address to the linear address.
They commonly use what is known as a lookup table to compute the physical address.
This is also commonly know as Protected Mode Memory Addressing.

Basicly a segment value is used as an index into an array. A description table or look up table.

The contents of the selected array provides the starting address for the segment and then the cpu adds this value to the offset to obtain the physical address.

Anyway, all of this is irrelevent. I'm not dissagreeing with your above statement, but your not addressing the original argument.
The point is, that the article in question here stated that 16 bit processors accessed 1 MB of memory, which is not really correct. Even your own statements above confirm this. A true 16 bit CPU using the constraignts of 16 bit memory adressing would be far more limited than the 1MB constraint.

Here is a little intro into the memory addressing teqniques and their labled address widths etc..

http://courses.ece.uiuc.edu/ece291/lecture%5CSpring2004%5CLecture2.pdf
It's not the question, that is the problem, it is the problem, that is the question.
 

Offline HammerTopic starter

  • Hero Member
  • *****
  • Join Date: Mar 2002
  • Posts: 1996
  • Country: 00
    • Show only replies by Hammer
Re: Cloanto's plans mentioned in Business Week OnLine
« Reply #15 on: March 10, 2004, 11:04:43 PM »
In relation article’s 16bit comments, they could be referring to systems at that time i.e. using IBM's parts for memory expansions. The market proportion at that time between 86/286/386  would an issue. "16bit" label has been played loosely in reference to particular systems. The article’s "typical desktop PC" seems to be pointing to i8086/8088/NECV3x based systems at that time.

Back at that time, there are some crazy X86 PC prices(1)(2)(3). As prices may indicate; the “typical desktop PC” may tend to be the cheaper solution.

PS; I’m well aware of 8086 bit-shift i.e. I'm just lethargic in typing the whole text. There known caveat with 8086's 'brain dead' memory model i.e. referring to the same physical memory location via two different base segment:off_sets values.

Reference;
1. http://www.can.ibm.com/helpware/8595.html
2. http://www.can.ibm.com/helpware/8555.html
3. http://www.can.ibm.com/helpware/8525.html
Amiga 1200 PiStorm32-Emu68-RPI 4B 4GB.
Ryzen 9 7900X, DDR5-6000 64 GB, RTX 4080 16 GB PC.