0 Members and 1 Guest are viewing this topic.
NET CLK LOC="P94" | IOSTANDARD=LVTTL | PERIOD=31.25ns; # CLK
Actually MikeJ, perhaps you could develop an FPGA hobby board, for first time devs who want to get their feet wet