Welcome, Guest. Please login or register.

Author Topic: CPU Instructions Q.  (Read 5307 times)

Description:

0 Members and 1 Guest are viewing this topic.

Offline AtheistTopic starter

  • Hero Member
  • *****
  • Join Date: Nov 2002
  • Posts: 820
    • Show all replies
CPU Instructions Q.
« on: March 18, 2003, 09:37:02 AM »
1. How many different assembler instructions are available on a G4 CPU?

2. An instruction that goes into the CPU is upto 32 bits wide, but, because there's less than (I'm gonna guess) 256 instructions, does that mean that, in a file, it's 1 byte per instruction, storage wise?

3. When an instruction is pulled into ram, does it use up 4 bytes of ram? i.e. it gets converted to a 4 byte (long word), providing it was 1 byte on disk?

4. If 3 is true, when xp goes to 64 bits (and/or RISC), it will be all over for their (not)os? Considering xp uses 1.3+ Gigs of HD space already.

AmigaOne! Programming is work AND entertainment.
\\"Which would you buy? The Crappy A1200, 15 years out of date... or the Mobile Phone that I have?\\" -- bloodline
So I guess that A500, 600, 1000, 2000, CDTV, CD32, are pure garbage then? Thanks for posting here.
 

Offline AtheistTopic starter

  • Hero Member
  • *****
  • Join Date: Nov 2002
  • Posts: 820
    • Show all replies
Re: CPU Instructions Q.
« Reply #1 on: March 18, 2003, 01:28:07 PM »
At altivec instructions, I counted 113

while http://cad.iaingibson.co.uk/g4_instruction.htm
 says Altivec, alone, has 162 instructions.

So 162 + x = y instructions.

At http://cad.iaingibson.co.uk/g4_features.htm
/*
The G4s Velocity Engine
The secret behind the G4’s revolutionary performance is its aptly named Velocity Engine (or it’s AltiVec Technology). This technology is the heart of a supercomputer, but has now been miniaturized onto a sliver of silicon and added to a personal computer processor. The Velocity Engine can process data in 128-bit chunks, instead of the smaller 32-bit or 64-bit chunks used in traditional processors (it’s the 128-bit vector processing technology used in scientific supercomputers — except that Apple, Motorola and IBM have added 162 new instructions to speed up computations). In addition, it can perform four (and in some cases eight) 32-bit floating-point calculations in a single clock cycle — this is two to four times faster than traditional processors take to do the same operations.

Velocity Engine (AltiVec) technology operations are performed on multiple data elements by a single instruction. This is often referred to as SIMD (single instructions, multiple data) parallel processing.
*/

AmigaOne! So strong that it's scary?
\\"Which would you buy? The Crappy A1200, 15 years out of date... or the Mobile Phone that I have?\\" -- bloodline
So I guess that A500, 600, 1000, 2000, CDTV, CD32, are pure garbage then? Thanks for posting here.
 

Offline AtheistTopic starter

  • Hero Member
  • *****
  • Join Date: Nov 2002
  • Posts: 820
    • Show all replies
Re: CPU Instructions Q.
« Reply #2 on: March 18, 2003, 02:11:24 PM »
Hello itix, and MiniBobF,

Would that mean that when we go to 64 bit CPU's, every instruction stored in an executable command takes up 8 bytes of ram and 8 bytes of disk space?

As I said in my first post, msxp, is gonna go down IN FLAMES!!! They're at 1 -1.5 gigs of HD space now, then combine that with RISC, where you need more commands!!

AmigaOne! "You have no chance to survive make your time!!  HA HA HA HA!!!!!"
\\"Which would you buy? The Crappy A1200, 15 years out of date... or the Mobile Phone that I have?\\" -- bloodline
So I guess that A500, 600, 1000, 2000, CDTV, CD32, are pure garbage then? Thanks for posting here.
 

Offline AtheistTopic starter

  • Hero Member
  • *****
  • Join Date: Nov 2002
  • Posts: 820
    • Show all replies
Re: CPU Instructions Q.
« Reply #3 on: March 18, 2003, 06:29:30 PM »
Hello N7VQM,

Well, it appears to be a grey area, accordinng to here and here. The author doesn't call it RISC or CISC, because there's a new boy in town, by the name of E.P.I.C.

So billy will have to make a choice, throw the baby out with the bath water, or program for backwards compatability, either way, it will be a HUGE set back. Code BLOAT or almost total incompability with old apps.

I think we are at a nexus of computing, where Amiga Inc.'s fortunes could literally change overnight.

Imagine if they could pull off another Commodore 64, except this time, the 64 stands for 64 BIT!!!! :-D

That's why my signature at OS.Amiga.com/Forums is "AOS 4.0 will create a new type of computing!"

AmigaOne! Less is more!
\\"Which would you buy? The Crappy A1200, 15 years out of date... or the Mobile Phone that I have?\\" -- bloodline
So I guess that A500, 600, 1000, 2000, CDTV, CD32, are pure garbage then? Thanks for posting here.
 

Offline AtheistTopic starter

  • Hero Member
  • *****
  • Join Date: Nov 2002
  • Posts: 820
    • Show all replies
Re: CPU Instructions Q.
« Reply #4 on: March 19, 2003, 03:49:33 PM »
Hi Karlos,

So, do you think a 64 bit CPU would need 8 bytes of ram per stored instuction, and/or 8 bytes on a disk?

AmigaOne! Where do you want to go today?  :-D  :-D
\\"Which would you buy? The Crappy A1200, 15 years out of date... or the Mobile Phone that I have?\\" -- bloodline
So I guess that A500, 600, 1000, 2000, CDTV, CD32, are pure garbage then? Thanks for posting here.