Vaguely on topic...
Never really thought about it before, but on reflection, how was the coprocessor communication handled on 68020/68030+FPU ? The different speeds of CPU/FPU must require some sort of asynchronous/waitstate design, I guess...
/me goes and finds old 68K manuals