0 Members and 1 Guest are viewing this topic.
Do the cores for Minimig and FPGA Arcade support SDHC timings ..?They are notable tighter than for standard-SD.