So we end at the very same boat.
The original question is: how to create a "new" accelerator for classics.
My best shot: reverse engineering the 68060 and put the results in a FPGA, but clocked at a monster speed.
Of course, this solution may be not very practical, because the cost of such FPGA (@least 400MHz, a dozen logic gates, BGA package and so on).