The V5 core was supposed to have everything the 4e had in a superscalar package. That means MMU, FPU (though stripped down from 060 standards) and some sort of multi-cpu core support. Basicly a 4e with multiple pipelines and whatever else they had time to fit in.
Until the press releases tomorrow and documentation we won't know for sure what is in it.