Welcome, Guest. Please login or register.

Author Topic: Smaller, energy efficient turbo card for A1200  (Read 8941 times)

Description:

0 Members and 1 Guest are viewing this topic.

Offline DamageX

  • Sr. Member
  • ****
  • Join Date: Jun 2005
  • Posts: 339
    • Show all replies
    • http://www.hyakushiki.net/
Re: Smaller, energy efficient turbo card for A1200
« on: March 01, 2007, 07:55:53 AM »
Quote
What about the external BUS etc. hardware that you cannot emulate?

Before you know it you'd have almost created a 68000 CPU with glue logic just to get the square peg in the round hole!

I don't see where you get this idea that it will take "almost a 68000." Just look at any A500/A600/A1000/A2000 accelerator and you'll see that the 68000 state machine is at most a handful of oldschool programmable logic and TTL chips.

A bus is a bus. Even a modern x86 CPU with hundreds of pins can still be interfaced with the slow 8-bit wide EEPROM that holds the BIOS.

 

Offline DamageX

  • Sr. Member
  • ****
  • Join Date: Jun 2005
  • Posts: 339
    • Show all replies
    • http://www.hyakushiki.net/
Re: Smaller, energy efficient turbo card for A1200
« Reply #1 on: March 02, 2007, 05:46:14 AM »
Quote
1) An IO mapped eprom is hardly the same as a multi-master tristate bus but hey...

Nobody said a ROM is the same as a bus, or that it is IO mapped, the point is that it can co-exist.
Quote
2) The x86 Northbridge (or is that southbridge?) has like 2,000,000 gates or more to convert between buses and standards. Obviously I am not saying you would need even a fraction of those gates, but it is not going to be a sunday afternoons work.

I agree that it's not likely to happen, in an afternoon or otherwise. So maybe it's a pointless argument, but I disagree with your characterization that using some other CPU is substantially more complicated than existing accelerators. Dunno about the Duron, but I've looked at the socket 7 pinout before and the majority of pins are for power, debugging, and multiprocessor systems. The stuff that is relevant to interfacing the CPU to an Amiga bus is not really exotic.