Back when I was messing around with 486 PCs, I found by experimentation some SIMMs (although they were labeled as 60ns) that could reliably give me a cache line in 18 cycles on a 50MHz bus. I think that is almost what the performance of a 40ns SIMM should be.
