Hi all,
ON power up, both processors go thru reset stuff.
The eccelerator processor then asserts BUS REQUEST, after
a short finish up time, the existing processor releases
the buses (goes into high impeadance state) and asserts
BUS GRANT. The eccelerator processor then has full contol
over the buses....and so on.
Wol..