Depending on accelerator design it could theoretically be possible to keep both CPUs on the bus, but don't expect anything Amigaish to support a 2nd CPU for SMP. You'd need to run a separate OS on the secondary CPU (similar to a WarpOS setup) and some elaborate method to make them communicate.