would a dual-cpu accelerator be possible?
one where most instruction would go to the coldfire but when an instuction not supported was needed, the appropriate register values are copied to the normal (040 or 060) cpu and executed there and the changed registers copied back to the coldfire...
In that sense you'd still have 90+% useage of the coldfire cpu...