FPGA Papilio Open Source FPGA Hardware

[Fats]

NET CLK            LOC="P94"  | IOSTANDARD=LVTTL | PERIOD=31.25ns;               # CLK

Be aware that the external clock to a FPGA does not say anything on the clock used internally or for the I/Os. FPGAs have flexible internal clock generators.