0 Members and 1 Guest are viewing this topic.
It would be cake to implement in FPGA with the exception of interfacing to this older 5v hardware requiring a bit of low voltage logic to 5v buffering.