0 Members and 1 Guest are viewing this topic.
Heh... don't give them any more CrAzY ideas. I was on IRC in Dev channel and BigGUN mentioned that including the HT option was easy for him to do since it takes up about 400 gates compared to and FPU that takes up tens of thousands of gates and dev time to perfect.I don't remember if "gates" was the correct term, but FPGA's have a certain capacity depending on the model. Some sort of term is used to identify the amount of circuitry you can create on an FPGA.I do some graphics over there, not a hardware or CPU designer, not qualified to get super technical on the matter.