Welcome, Guest. Please login or register.

Author Topic: FastCache040+ Released!  (Read 11456 times)


0 Members and 1 Guest are viewing this topic.

Offline SpeedGeekTopic starter

Re: FastCache040+ Released!
« Reply #29 from previous page: December 20, 2018, 07:22:12 PM »

FastCache040+ 2.1 released

v2.1 - Reworked the code to fix a problem with Snoopy 2.0 (Aminet).
Sorry, this version no longer supports 16 byte aligned cache enabled
MEMF_24BIT transfers. NOTE: The original P5 library functions have
problems with Snoopy too. I suppose FastCache040+ 2.0 should remain
available for the non-snoopers.

Positive comments are always welcome!  :)
« Last Edit: December 20, 2018, 07:24:44 PM by SpeedGeek »

Offline SpeedGeekTopic starter

Re: FastCache040+ Released!
« Reply #30 on: December 24, 2018, 01:49:49 PM »

FastCache040+ 2.2 released

v2.2 - The Snoopy fix broke MEMF_24BIT transfers. So another
bug fix was required. Let's hope it's the last.

Offline SpeedGeekTopic starter

Re: FastCache040+ Released!
« Reply #31 on: December 18, 2019, 01:34:18 AM »

FastCache040+ 2.0 is no longer available and 2.2 is now the recommended version for all users. 2.2 is a little slower than 2.0 but it is also much more stable than 2.0. I was able to use 2.2 with the P5 68060.library (without FixMapP5) and there was only an occasional "Recoverable Alert" but never any hard crashing on my A3000/A3660 system.

THOR reported finding no instability problems at all with the P5 68060.library on his A2000/2060 system so there appears to be some hardware issues complicating the stability problem too. Hence, FixMapP5 is now optional and it's usage should be based the users determination of improved stability.
« Last Edit: December 18, 2019, 11:28:02 PM by SpeedGeek »

Offline SpeedGeekTopic starter

Re: FastCache040+ Released!
« Reply #32 on: March 07, 2020, 05:22:57 PM »

FastCache040+ 2.4 released.

2.3 - The 16 byte alignment code is back and now avoids the
change of cache mode for this specific case. Removed
Continue case from PreDMA since the expected results are
the same as the Non-Continue case. The cache disable test
code was removed to save the overhead of this very
uncommon case.

2.4 - Reworked PostDMA code to fix Nested call cache flush bugs.
We really don't want to forget about systems with multiple
DMA drivers do we?
« Last Edit: March 08, 2020, 02:55:04 AM by SpeedGeek »
The following users thanked this post: klx300r

Offline klx300r

  • Amiga 1000+AmigaOne X1000
  • Hero Member
  • *****
  • Join Date: Sep 2007
  • Posts: 3231
  • Country: ca
  • Thanked: 19 times
  • Gender: Male
    • Show only replies by klx300r
    • http://mancave-ramblings.blogspot.ca/
Re: FastCache040+ Released!
« Reply #33 on: March 08, 2020, 06:56:09 AM »
thanks for the update :)
c64-dual sids, A1000, A1200-060@50, A4000-CSMKIII
Indivision AGA & Catweasel MK4+= Amazing
! My Master Miggies-Amiga 1000 & AmigaOne X1000 !
--- www.mancave-ramblings.blogspot.ca ---
  -AspireOS.com & Amikit- Amiga for your netbook-
***X1000- I BELIEVE *** :angel:

Offline SpeedGeekTopic starter

Re: FastCache040+ Released!
« Reply #34 on: October 26, 2022, 05:17:32 PM »

FastCache040+ 2.5 released!

v2.5 - Fixed another rare but possible bug with DMA transfers
crossing the 16MB boundary of the DTTR! So now (except for
MEMF_24BIT DMA transfers) both DTTRs are enabled to
manage the full 32MB of address space.
« Last Edit: October 26, 2022, 05:18:11 PM by SpeedGeek »