Welcome, Guest. Please login or register.

Author Topic: C64 FPGA Idea  (Read 6775 times)

Description:

0 Members and 1 Guest are viewing this topic.

Offline alexh

  • Hero Member
  • *****
  • Join Date: Apr 2005
  • Posts: 3644
    • Show all replies
    • http://thalion.atari.org
Re: C64 FPGA Idea
« on: May 08, 2011, 11:05:25 PM »
Why would you want to? Surely the idea is to run as much C64 code as accurately as possible?

Widening the CPU instruction bus & data bus is pointless. All you do is introduce huge binary incompatibilities.

What you can do is :

Up the CPU clock rate.
Lower the instruction timings (fewer clock cycles per instruction).
Lower the RAM R/W timings (fewer clock cycles per read/write).

But each of these just introduces more incompatibilities.

You'd could have these features but perhaps make it a turbo mode which could be switched on specially for software which supported it? But then that means writing new software.